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ABSTRACT 
The steady miniaturization of the conventional (planar bulk) Metal Oxide Semiconductor 
Field Effect Transistor (MOSFET) has been effective in providing continual 
improvements in integrated circuit performance. However, increased leakage current and 
variability in transistor performance are the major challenges for continued scaling of bulk.-
Si MOSFET technology. Therefore, Silicon-on-insulator (SOI) technology has been 
recognized as an effective approach to mitigate the short-channel effect (SCE) problems. 
SOI technology allows optimum electrical characteristics to be obtained for low power and 
high performance circuits. In this research, the impact of the process parameters such as 
halo implantation energy, halo implantation dose, Source/Drain implantation Dose, and 
Source/Drain (S/D) implantation energy on the response characteristics for the NMOS and 
PMOS SOI MOSFET devices were investigated. The virtual fabrication of the device was 
performed using ANTHENA module while the device electrical characteristics were 
simulated using ATLAS module. ANTHENA and ATLAS are the modules contained in 
Silvaco TCAD software. These two modules were combined with an appropriate statistical 
method to aid in designing and optimizing the process parameters. In the optimization of 
the process parameter variations towards the multiple device's characteristics of SOI 
MOSFET devices, Taguchi method and 2k factorial designs were used. The performance 
between these two methods in the NMOS and PMOS SOI MOSFET device was evaluated. 
Based on the observation, it was found that the results given by the Taguchi method were 
more accurate than 2k Factorial designs due to the presence of noise factors. In PMOS 
device, the most dominant or significant factors for SIN Ratio were Halo implantation dose 
and SID implantation energy. While the SIN Ratio values after the optimization approach 
for Vrn, SS, loFF and loN were 91.27dB, -39.37dB, 335.68dB and -80.16dB respectively. 
Meanwhile, for NMOS, the most dominant or significant factor for SIN Ratio was SID 
implantation energy. The SIN ratio values after the optimization approach for Vrn, SS, IoFF 
and IoN were 53.64dB, -38.60dB, 234.86dB and 54.70dB respectively. All these values 
were within the predicted range. In PMOS device, the results showed that the Vrn, SS, loFF 
and loN after optimization approaches were -0.573V, 92.95mV/dec, 26.04xl0-18Nµm and 
98. l 9µNµm respectively. For NMOS device, the values of Vrn, SS, loFF and lo after 
optimization approaches were +0.546V, 85.08mV/dec, 2.034pNµm and 344. l 7µNµm 
respectively. Most of the results obtained were within the range and met the requirement of 
low power (LP) technology for the year 2016 as predicted by International Technology 
Roadmap for Semiconductor (ITRS) 2013. As a conclusion, the design of NMOS and 
PMOS SOI MOSFET has successfully been created and through the Taguchi method, the 
optimal solution for the robust design of the devices has successfully been achieved. 
ABSTRAK 
Proses pengecilan saiz yang stabil untuk konvensional Transistor Kesan Medan Logam-
Oksida-Semikonduktor (MOSFET) dengan jayanya telah memberi cara yang berkesan 
dalam memastikan peningkatan prestasi dalam litar bersepadu. Namun demikian, 
peningkatan masalah arus bocor serta kebolehubahan dalam prestasi transistor adalah 
masalah paling mencabar dalam usaha mengecilkan teknologi MOSFET Oleh itu, Silikon 
di alas Penebat (SOI) telah dikenali sebagai salah satu cara menghalang dari masalah 
kesan salur pendek (SCE). Teknologi SOI membolehkan ciri elektrik yang optimum dapat 
diperolehi untuk litar kuasa rendah dan berprestasi tinggi. Dalam kajian ini, kesan 
parameter proses sep erti tenaga implantasi halo, dos implantasi halo, dos implantasi 
puncalsalir dan juga tenaga implantasi puncalsalir terhadap ciri-ciri NMOS and PMOS 
SOI MOSFET telah diselidik. Fabrikasi maya bagi peranti ini telah disimu/asikan 
menggunakan modul ATHENA manakala bagi ciri elektrik, peranti dijalankan 
menggunakan modul ATLAS Modul ATHENA dan ATLAS ini adalah modul yang 
terkandung didalam perisian Silvaco TCAD. Kedua-dua modul ini digabungkan dengan 
kaedah statistikal yang sesuai untuk membantu mereka bentuk serta mengoptimumkan 
parameter proses. Bagi membolehkan variasi parameter proses yang optimum dijalankan 
terhadap pelbagai ciri elektrik untuk p eranti SOI MOSFET, reka bentuk kaedah Taguchi 
dan 2k-factorial telah digunakan. Prestasi antara kedua-dua kaedah dalam p eranti NMOS 
dan PMOS SOI MOSFET telah dinilai. Berdasarkan pada pemerhatian, didapati bahawa 
keputusan yang diberikan oleh kaedah Taguchi adalah lebih tepat daripada reka bentuk 
2k-factorial disebabkan kehadiran faktor hingar. Didalam peranti PMOS, faktor yang 
paling dominan atau paling ketara bagi nisbah SIN ialah dos implantasi halo dan tenaga 
implantasi SID. Nilai nisbah SIN selepas dioptimumkan bagi Vrn, SS, l oFF dan l oN adalah 
91.27dB, -39.37dB, 335.68dB dan -80.16dB masing-masing. Untuk peranti NMOS pula, 
faktor yang paling dominan atau paling ketara bagi nisbah SIN adalah faktor tenaga 
implantasi SID. Nilai nisbah SIN bagi VTH, SS, l oFF dan l oN selepas dioptimumkan adalah 
53. 64dB, -38.60dB, 234.86dB dan 54. 70dB masing-masing. Semua nilai yang telah 
dioptimumkan berada didalam julat yang diramalkan. Didalam peranti PMOS, keputusan 
Vrn, SS, loFF dan l oN selepas dioptimumkan menunjukkan nilai sebanyak - 0.573V, 
92.95m Vldec, 26.04x10-18Alµm dan 98.19µAlµm masing-masing. Didalam peranti NMOS, 
nilai VTH, SS, l oFF dan loN selepas dioptimumkan adalah +0.546V, 85.08m Vldec, 
2. 034pA/µm dan 344.17µA/µm masing-masing. Kebanyakan keputusan adafah didalam 
j ulat yang dibenarkan dan memenuhi kep erluan yang telah ditetapkan oleh teknologi 
kuasa rendah (LP) untuk tahun 2016 yang tefah ditetapkan oleh Hala Tuju Telrnologi 
Antarabangsa bagi Semikonduktor (ITRS) 2013. Sebagai kesimpulan, rekabentuk NMOS 
and PMOS SOI MOSFET telah berjaya direka dan melafui kaedah Taguchi, penyelesaian 
optimum untuk reka bentuk yang tegap untuk peranti telah berjaya dicapai. 
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